EDN - Voice of the Engineer
WEBElectronic Design News (EDN) is an electronics community for engineers, by engineers. Find the latest articles, magazines, tools, and blogs in the industry.
USB Type-C PD 3.0 Specification, Charging and Design - EDN
WEBJun 25, 2021 · The first one—Power Delivery 2.0—supports fixed output voltages including 5, 9, 12, 15, or 20V at specific operating currents, for example 3 A. The second specification—PD 3.0—includes programmable power supply (PPS), a feature that allows the USB Type-C charger’s output voltage to be adjusted in …
SELV In Power Supplies: Definition & Applications - EDN
WEBMay 14, 2013 · SELV stands for Safety Extra Low Voltage. Some AC-DC power supply installation manuals contain warnings concerning SELV. For example, there may be a warning about connecting two outputs in series because the resulting higher voltage may exceed the defined SELV safe level, which is less than or equal to 60VDC. In addition, there may be warnings ...
Eye Diagram Basics: Reading, Analyzing and Applying
WEBDec 16, 2011 · An eye diagram is a common indicator of the quality of signals in high-speed digital transmissions. An oscilloscope generates an eye diagram by overlaying sweeps of different segments of a long data stream driven by a master clock. The triggering edge may be positive or negative, but the displayed pulse that appears after a delay period may go ...
Setup and Hold Time Equations and Formulas - EDN
WEBAug 10, 2012 · Hence to fulfill the setup time requirement, the formula should be like the following. T c2q + T comb + T setup ≤ T clk + T skew (1) Let’s have a look at the timing diagram below to have a better understanding of the setup and hold time. Figure 2 Setup and hold timing diagram. Now, to avoid the hold violation at the launching flop, the data ...
Clock Domain Crossing Techniques & Synchronizers - EDN
WEBSep 30, 2014 · In general, a conventional two flip-flop synchronizer (2-FF) is used for synchronizing a single bit level signal. As shown in Figure 1 and Figure 2 , flip flop A and B1 are operating in asynchronous clock domain. There is probability that while sampling the input B1-d by flip flop B1 in CLK_B clock domain, output B1-q may go into metastable state.
Audio levels, dBu, dBV, and the gang: What you need to know
WEBApr 18, 2017 · Here’s what you need to know. First off, you need to know that I expended significant effort to avoid naming this article “ dB or not dB, that is the question ”. But seriously: The vast majority of line-level analog audio interfaces fall into two categories: Advertisement. Unbalanced, using “RCA” connectors, at a so-called “-10dBV ...
Setup and Hold Time Basics - EDN
WEBApr 19, 2012 · Hold time is defined as the minimum amount of time after the clock’s active edge during which data must be stable. Violation in this case may cause incorrect data to be latched, which is known as a hold violation. Note that setup and hold time is measured with respect to the active clock edge only.
Best Online PCB & Gerber Viewers (Free Versions) - EDN
WEBMay 16, 2013 · Compare The Best Free Online PCB & Gerber Viewers. Brands Include Gerbv, Altium, PADS, GC-Prevue, ViewPlot, ViewMate, and More. Visit Today!
A guide to using FETs for voltage controlled circuits, Part 1
WEBOct 13, 2017 · The answer is yes (e.g., VCR11), but it turns out that virtually any other FET (e.g., JFET and MOSFET) can be used as a voltage controlled resistor. Basic voltage controlled resistor (VCR) circuits. One of the simplest uses of a voltage controlled resistor is an electronically controlled attenuator or “volume control”.